The world’s Largest Sharp Brain Virtual Experts Marketplace Just a click Away
Levels Tought:
Elementary,Middle School,High School,College,University,PHD
| Teaching Since: | Apr 2017 |
| Last Sign in: | 327 Weeks Ago, 5 Days Ago |
| Questions Answered: | 12843 |
| Tutorials Posted: | 12834 |
MBA, Ph.D in Management
Harvard university
Feb-1997 - Aug-2003
Professor
Strayer University
Jan-2007 - Present
Hello brother. I have this assignment. it is the same class as the last assignment.
Â
CDA 3201L – Computer Logic Design LaboratoryLab Exercise 5Sequential Logic Circuits ( I )Part A:Verify the operation of a J°flip-flop (TTL 74LS109) on the breadboard by providingappropriate inputs to the J,°, Preset, and Clear pins. Use a function generator as the sourceof the CLOCK input to the flip-flop.Part B:Verify the operation of a D flip-flop (TTL 7474) on the breadboard by providingappropriate inputs to the D, Preset, and Clear pins. Use a function generator as the source ofthe CLOCK input to the flip-flop.Part C:Configure a J°flip-flop (TTL 74LS109) to function as a D flip-flop.Part D:Configure a D flip-flop (TTL 7474) to function as a Toggle flip-flop.Part E:Build a SR (Set-Reset) Flip flop using logic gates and verify its correctness ofoperation by comparing the outputs with the truth table. Then modify the functionality of theSR FF by adding additional circuit elements (logic gates) to its input lines. The new circuitshould produce the following output:Inputs to the CircuitSR FF OutputsABQQ’00Previous QPrevious Q’0110100111Previous QPrevious Q’ABImportant: Lab grade will depend on the working of the circuit & will be checked of by your labinstructor.RQSRFlip FlopSQ’AdditionalCircuit
-----------