SuperTutor

(15)

$15/per page/Negotiable

About SuperTutor

Levels Tought:
Elementary,Middle School,High School,College,University,PHD

Expertise:
Accounting,Business & Finance See all
Accounting,Business & Finance,Economics,Engineering,HR Management,Math Hide all
Teaching Since: Apr 2017
Last Sign in: 327 Weeks Ago, 5 Days Ago
Questions Answered: 12843
Tutorials Posted: 12834

Education

  • MBA, Ph.D in Management
    Harvard university
    Feb-1997 - Aug-2003

Experience

  • Professor
    Strayer University
    Jan-2007 - Present

Category > Programming Posted 18 May 2017 My Price 9.00

Write complete VHDL code

Q1.  Draw the circuit diagram of a full adder made up of two half-adders

             Write complete VHDL code for the full adder in structural style

             assuming the required components are available in the work library.

             Use IEEE std-logic type for the ports

 

     Q2.   (i)  Develop the truth table for a 4 X 2 priority encoder. Assume the input as

                   X(3 downto 0)  and the output as Y(1 downto 0) both being bit vectors           

              (ii) Draw K-maps separately for Y(1) and Y(0)

              (ii) From the K-maps, derive Boolean equations for the outputs Y(1) and Y(0)

                     in terms of the inputs X(3), X(2), X(1) and X(0)

              (iii) Write complete VHDL code (entity and architecture) in behavioral

                     style or dataflow style.

              (Note: The inputs cannot be all zeroes)

 

     Q3   (a)   

 (i) Declare an array of dimension 5 each of whose elements is a positive

      integer

(ii) Declare a type consisting of floating point numbers between -5.5 and +3.8

(iii)Declare a character string and initialize it to “STOPPED ON ERROR”

(iv) Evaluate “100011”  sra  2

(v)  Evaluate    (- 37) rem (-11)

 

 (b)

            State whether the following are true or false:

 (i)   “01010”  < =   “01001”

(ii)   “ABC” > “AbC”

             (iii)  A nor not B is an illegal expression  in VHDL

             (iv)  VOLT is a  predefined physical type in VHDL

(v)   ‘or’ is distributive over ‘and’

Answers

(15)
Status NEW Posted 18 May 2017 06:05 AM My Price 9.00

-----------

Attachments

file 1495089866-Solutions file 2.docx preview (51 words )
H-----------ell-----------o S-----------ir/-----------Mad-----------am ----------- Th-----------ank----------- yo-----------u f-----------or -----------you-----------r i-----------nte-----------res-----------t a-----------nd -----------buy-----------ing----------- my----------- po-----------ste-----------d s-----------olu-----------tio-----------n. -----------Ple-----------ase----------- pi-----------ng -----------me -----------on -----------cha-----------t I----------- am----------- on-----------lin-----------e o-----------r i-----------nbo-----------x m-----------e a----------- me-----------ssa-----------ge -----------I w-----------ill----------- be----------- qu-----------ick-----------ly -----------onl-----------ine----------- an-----------d g-----------ive----------- yo-----------u e-----------xac-----------t f-----------ile----------- an-----------d t-----------he -----------sam-----------e f-----------ile----------- is----------- al-----------so -----------sen-----------t t-----------o y-----------our----------- em-----------ail----------- th-----------at -----------is -----------reg-----------ist-----------ere-----------d o-----------n -----------THI-----------S W-----------EBS-----------ITE-----------. ----------- Th-----------ank----------- yo-----------u -----------
Not Rated(0)