The world’s Largest Sharp Brain Virtual Experts Marketplace Just a click Away
Levels Tought:
Elementary,Middle School,High School,College,University,PHD
| Teaching Since: | Apr 2017 |
| Last Sign in: | 103 Weeks Ago, 3 Days Ago |
| Questions Answered: | 4870 |
| Tutorials Posted: | 4863 |
MBA IT, Mater in Science and Technology
Devry
Jul-1996 - Jul-2000
Professor
Devry University
Mar-2010 - Oct-2016
I need help completing this study guide.
1.) What is the difference between multiprogramming and multi-threading?
Â
Â
2.) Â Â a)Â Â Why should assembly language be avoided for general application development?
Â
    b)   Under what circumstances would you argue in favor of using assembly language for developing an assembly language program?
Â
Â
   c)  What are the advantages of using a compiled language over an interpreted one?
Â
Â
  d)  Under what circumstances would you choose to use an interpreted language?
Â
Â
3. a)Â Â A RISC processor has 298 total registers with 10 designated as global registers.
         Each register window has 32 registers with 12 containing local variables.Â
Â
How many register windows are available for use? _______
Â
How many registers would be available for us by input variables? _______
Â
                 How many registers would be available for use by output variables? _______
Â
Show your work
     b)    Indicate whether each of the following applies to CISC or RISC by placing either a C (for CISC) or an R (for RISC) in the blank.
_ ____ Highly pipelined.
_ ____ Any instruction can reference memory.
_ ____ Instructions are interpreted by the microprogram.
______ Fixed length, easily decoded instruction format.
_ ____ Highly specialized, infrequently used instructions.
4.. Â Â Â Â Consider a CPU that implements two parallel fetch-execute pipelines for superscalar processing. Show the performance improvement over scalar pipeline processing and no-pipeline processing, assuming the instruction cycle below:
a one clock cycle fetch
a one clock cycle decode
a three clock cycle execute
and a 50 instruction sequence:
Â
a)Â Â Â No pipelining would require _____Â clock cycles:
b)Â Â Â Â A scalar pipeline would require ____ clock cycles:
c)Â Â Â Â A superscalar pipeline with two parallel units would require ______ clock cycles:
         show your work
Â
5.) What is the difference between the superscalar and superpipelined approaches?
Â
Â
6.) Does RISC provide better performance today than CISC?
Provide the references you used to support your position.
Â
Â