ComputerScienceExpert

(11)

$18/per page/

About ComputerScienceExpert

Levels Tought:
Elementary,Middle School,High School,College,University,PHD

Expertise:
Applied Sciences,Calculus See all
Applied Sciences,Calculus,Chemistry,Computer Science,Environmental science,Information Systems,Science Hide all
Teaching Since: Apr 2017
Last Sign in: 103 Weeks Ago, 3 Days Ago
Questions Answered: 4870
Tutorials Posted: 4863

Education

  • MBA IT, Mater in Science and Technology
    Devry
    Jul-1996 - Jul-2000

Experience

  • Professor
    Devry University
    Mar-2010 - Oct-2016

Category > Programming Posted 25 May 2017 My Price 9.00

multiprogramming and multi-threading

I need help completing this study guide.

1.) What is the difference between multiprogramming and multi-threading?

 

 

2.)    a)   Why should assembly language be avoided for general application development?

 

     b)    Under what circumstances would you argue in favor of using assembly language for developing an assembly language program?

 

 

    c)   What are the advantages of using a compiled language over an interpreted one?

 

 

   d)   Under what circumstances would you choose to use an interpreted language?

 

 

3. a)   A RISC processor has 298 total registers with 10 designated as global registers.

          Each register window has 32 registers with 12 containing local variables. 

 

How many register windows are available for use?  _______

 

How many registers would be available for us by input variables?  _______

 

                  How many registers would be available for use by output variables? _______

 

Show your work

      b)     Indicate whether each of the following applies to CISC or RISC by placing either a C (for CISC) or an R (for RISC) in the blank.

_ ____ Highly pipelined.

_ ____ Any instruction can reference memory.

_ ____ Instructions are interpreted by the microprogram.

______ Fixed length, easily decoded instruction format.

_ ____ Highly specialized, infrequently used instructions.

4..     Consider a CPU that implements two parallel fetch-execute pipelines for superscalar processing. Show the performance improvement over scalar pipeline processing and no-pipeline processing, assuming the instruction cycle below:

a one clock cycle fetch

a one clock cycle decode

a three clock cycle execute

and a 50 instruction sequence:

 

a)    No pipelining would require _____  clock cycles:

b)     A scalar pipeline would require ____ clock cycles:

c)     A superscalar pipeline with two parallel units would require ______ clock cycles:

          show your work

 

5.) What is the difference between the superscalar and superpipelined approaches?

 

 

6.) Does RISC provide better performance today than CISC?

Provide the references you used to support your position.

 

 

Answers

(11)
Status NEW Posted 25 May 2017 08:05 AM My Price 9.00

-----------

Not Rated(0)