The world’s Largest Sharp Brain Virtual Experts Marketplace Just a click Away
Levels Tought:
Elementary,Middle School,High School,College,University,PHD
| Teaching Since: | May 2017 |
| Last Sign in: | 405 Weeks Ago, 6 Days Ago |
| Questions Answered: | 66690 |
| Tutorials Posted: | 66688 |
MCS,PHD
Argosy University/ Phoniex University/
Nov-2005 - Oct-2011
Professor
Phoniex University
Oct-2001 - Nov-2016
problem3
You are to examine how pipelining affects the clock cycle time of the processor.please assume that individual stages of the datapath have following latencies:
IFÂ Â Â Â Â Â Â Â Â Â Â Â Â IDÂ Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â EXÂ Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â MEMÂ Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â WB
250PSÂ Â Â Â 350PSÂ Â Â Â Â Â Â Â Â 150PSÂ Â Â Â Â Â Â Â Â Â Â Â 300PSÂ Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â 200PS
a.)What is clock cycle time of the pipeline?
b.)what is the total latency of an Lw Instruction?
c.)If we can split one stage of the pipelined data path into two new stages,each with half the latency of the original state,which stage would you split and that is the new clock cycle time of the processor?
Hel-----------lo -----------Sir-----------/Ma-----------dam-----------Tha-----------nk -----------You----------- fo-----------r u-----------sin-----------g o-----------ur -----------web-----------sit-----------e a-----------nd -----------and----------- ac-----------qui-----------sit-----------ion----------- of----------- my----------- po-----------ste-----------d s-----------olu-----------tio-----------n.P-----------lea-----------se -----------pin-----------g m-----------e o-----------n c-----------hat----------- I -----------am -----------onl-----------ine----------- or----------- in-----------box----------- me----------- a -----------mes-----------sag-----------e I----------- wi-----------ll