The world’s Largest Sharp Brain Virtual Experts Marketplace Just a click Away
Levels Tought:
Elementary,Middle School,High School,College,University,PHD
| Teaching Since: | Apr 2017 |
| Last Sign in: | 103 Weeks Ago, 3 Days Ago |
| Questions Answered: | 4870 |
| Tutorials Posted: | 4863 |
MBA IT, Mater in Science and Technology
Devry
Jul-1996 - Jul-2000
Professor
Devry University
Mar-2010 - Oct-2016
Please only do part B. This a logic design assignment. this will be implemented on a breadboard circuit. I need it in two 2 hours
CDA 3201L – Computer Logic Design LaboratoryLab Exercise 3Combinational Logic Circuits ( III )Multiplexers are not allowed to be used for this lab exercise.Part A:Show that you can read the data sheet to identify the inputs and outputs of an Adder IC(74LS83) by demonstrating the addition operation of two 4-bit numbers:a)Assume that the two numbers are unsigned positive numbersb)Assume that the numbers are in 2s complement form. Note that in this case theoutput is also 4-bit number in 2s complement form, i.e., the carry output will beignored.Part B:You need to design a circuit that implements the functions in the following table:S0S1Function00A + 101A – B10A + B11A – 1S0 and S1 are 1-bit control inputs to select the function of the circuit. Inputs A and B are 4-bitnumbers in 2s complement form. The output is also a 4-bit number in 2s complement form.You are allowed to use only one TTL 7483 4-bit adder to implement all the functions. But anynumber of other components (except the adder) can be used.HINT: Design a combinational logic circuit to modify the input B and the “carry input” of theadder depending on the control inputs S0 and S1.Important: Lab grade will depend on the working of the circuit & will be checked of by your labinstructor.Questions:1.Is the output valid for the following input combinations:a.S0 = 0, S1 = 0, A = 7, B = 3?b.S0 = 0, S1 = 1, A = 7, B = 3?c.S0 = 1, S1 = 0, A = -4, B = -5?d.S0 = 1, S1 = 1, A = -8, B = 6?
Attachments:
-----------