Alpha Geek

(8)

$10/per page/Negotiable

About Alpha Geek

Levels Tought:
University

Expertise:
Accounting,Algebra See all
Accounting,Algebra,Architecture and Design,Art & Design,Biology,Business & Finance,Calculus,Chemistry,Communications,Computer Science,Environmental science,Essay writing,Programming,Social Science,Statistics Hide all
Teaching Since: Apr 2017
Last Sign in: 438 Weeks Ago, 1 Day Ago
Questions Answered: 9562
Tutorials Posted: 9559

Education

  • bachelor in business administration
    Polytechnic State University Sanluis
    Jan-2006 - Nov-2010

  • CPA
    Polytechnic State University
    Jan-2012 - Nov-2016

Experience

  • Professor
    Harvard Square Academy (HS2)
    Mar-2012 - Present

Category > Information Systems Posted 15 May 2017 My Price 5.00

Write a line of HDL code that gates a 32-bit bus called data with another

 

1. Write a line of HDL code that gates a 32-bit bus called data with another signal called sel to produce a 32-bit result. If sel is TRUE, result = data. Otherwise, result should be all 0’s.

2. Explain the difference between blocking and nonblocking assignments in SystemVerilog. Give examples.

3. What does the following SystemVerilog statement do? result = | (data[15:0] & 16'hC820);

 

 
 

Answers

Alpha Geek
(8)
Status NEW Posted 15 May 2017 12:05 PM My Price 5.00

-----------

Attachments

file 1494851382-Answer.docx preview (142 words )
1-----------. W-----------rit-----------e a----------- li-----------ne -----------of -----------HDL----------- co-----------de -----------tha-----------t g-----------ate-----------s a----------- 32------------bi-----------t b-----------us -----------cal-----------led----------- da-----------ta -----------wit-----------h a-----------not-----------her----------- si-----------gna-----------l c-----------all-----------ed -----------sel----------- to----------- pr-----------odu-----------ce -----------a 3-----------2-b-----------it -----------res-----------ult-----------. I-----------f s-----------el -----------is -----------TRU-----------E, -----------res-----------ult----------- = -----------dat-----------a. -----------Oth-----------erw-----------ise-----------, r-----------esu-----------lt -----------sho-----------uld----------- be----------- al-----------l 0-----------’-----------s. ----------- 2.----------- Ex-----------pla-----------in -----------the----------- di-----------ffe-----------ren-----------ce -----------bet-----------wee-----------n b-----------loc-----------kin-----------g a-----------nd -----------non-----------blo-----------cki-----------ng -----------ass-----------ign-----------men-----------ts -----------in -----------Sys-----------tem-----------Ver-----------ilo-----------g. -----------Giv-----------e e-----------xam-----------ple-----------s. ----------- 3.----------- Wh-----------at -----------doe-----------s t-----------he -----------fol-----------low-----------ing----------- Sy-----------ste-----------mVe-----------ril-----------og -----------sta-----------tem-----------ent----------- do-----------? r-----------esu-----------lt -----------= |----------- (d-----------ata-----------[15-----------:0]----------- &a-----------mp;-----------amp-----------; 1-----------6&a-----------mp;-----------amp-----------;#3-----------9;h-----------C82-----------0);----------- N-----------ov -----------07 -----------201-----------6 0-----------7:4-----------3
Not Rated(0)