Alpha Geek

(8)

$10/per page/Negotiable

About Alpha Geek

Levels Tought:
University

Expertise:
Accounting,Algebra See all
Accounting,Algebra,Architecture and Design,Art & Design,Biology,Business & Finance,Calculus,Chemistry,Communications,Computer Science,Environmental science,Essay writing,Programming,Social Science,Statistics Hide all
Teaching Since: Apr 2017
Last Sign in: 438 Weeks Ago, 6 Days Ago
Questions Answered: 9562
Tutorials Posted: 9559

Education

  • bachelor in business administration
    Polytechnic State University Sanluis
    Jan-2006 - Nov-2010

  • CPA
    Polytechnic State University
    Jan-2012 - Nov-2016

Experience

  • Professor
    Harvard Square Academy (HS2)
    Mar-2012 - Present

Category > Computer Science Posted 18 May 2017 My Price 9.00

Consider a microprocessor that has a memory read timing

The microprocessor of Problem 3.14 initiates the fetch operand stage of the increment memory direct instruction at the same time that a keyboard actives an interrupt request line. After how long does the processor enter the interrupt processing cycle? Assume a bus clocking rate of 10 MHz

Problem 3.14

Consider a microprocessor that has a memory read timing as shown in Figure 3.19. After some analysis, a designer determines that the memory falls short of providing read data on time by about 180 ns.

a. How many wait states (clock cycles) need to be inserted for proper system operation if the bus clocking rate is 8 MHz?

b. To enforce the wait states, a Ready status line is employed. Once the processor has issued a Read command, it must wait until the Ready line is asserted before attempting to read data. At what time interval must we keep the Ready line low in order to force the processor to insert the required number of wait states?

 

 

Answers

Alpha Geek
(8)
Status NEW Posted 18 May 2017 09:05 AM My Price 9.00

-----------

Attachments

file 1495103059-Answer.docx preview (195 words )
T-----------he -----------mic-----------rop-----------roc-----------ess-----------or -----------of -----------Pro-----------ble-----------m 3-----------.14----------- in-----------iti-----------ate-----------s t-----------he -----------fet-----------ch -----------ope-----------ran-----------d s-----------tag-----------e o-----------f t-----------he -----------inc-----------rem-----------ent----------- me-----------mor-----------y d-----------ire-----------ct -----------ins-----------tru-----------cti-----------on -----------at -----------the----------- sa-----------me -----------tim-----------e t-----------hat----------- a -----------key-----------boa-----------rd -----------act-----------ive-----------s a-----------n i-----------nte-----------rru-----------pt -----------req-----------ues-----------t l-----------ine-----------. A-----------fte-----------r h-----------ow -----------lon-----------g d-----------oes----------- th-----------e p-----------roc-----------ess-----------or -----------ent-----------er -----------the----------- in-----------ter-----------rup-----------t p-----------roc-----------ess-----------ing----------- cy-----------cle-----------? A-----------ssu-----------me -----------a b-----------us -----------clo-----------cki-----------ng -----------rat-----------e o-----------f 1-----------0 M-----------Hz ----------- Pr-----------obl-----------em -----------3.1-----------4 -----------Con-----------sid-----------er -----------a m-----------icr-----------opr-----------oce-----------sso-----------r t-----------hat----------- ha-----------s a----------- me-----------mor-----------y r-----------ead----------- ti-----------min-----------g a-----------s s-----------how-----------n i-----------n F-----------igu-----------re -----------3.1-----------9. -----------Aft-----------er -----------som-----------e a-----------nal-----------ysi-----------s, -----------a d-----------esi-----------gne-----------r d-----------ete-----------rmi-----------nes-----------
Not Rated(0)