The world’s Largest Sharp Brain Virtual Experts Marketplace Just a click Away
Levels Tought:
University
| Teaching Since: | Apr 2017 |
| Last Sign in: | 438 Weeks Ago, 1 Day Ago |
| Questions Answered: | 9562 |
| Tutorials Posted: | 9559 |
bachelor in business administration
Polytechnic State University Sanluis
Jan-2006 - Nov-2010
CPA
Polytechnic State University
Jan-2012 - Nov-2016
Professor
Harvard Square Academy (HS2)
Mar-2012 - Present
(Flip-Flops) Identify the following statements as either true or false:
(a) The inputs to a level-sensitive latch always affect its outputs.
(b) Flip-flop delays from the change in the clock edge to the change in the output typically are shorter than flip-flop hold times, so shift registers can be constructed from cascaded flip-flops.
(c) Assuming zero setup and hold times, clocked latches and flip-flops produce the same outputs as long as the inputs do not change while the clock is asserted.
(d) A master—slave flip-flop behaves similarly to a clocked latch, except that its output can change only near the rising edge of the clock.
(e) An edge-triggered D flip-flop requires more internal gates than a similar device constructed from a 1-K master—slave flip-flop.
Â
-----------