Alpha Geek

(8)

$10/per page/Negotiable

About Alpha Geek

Levels Tought:
University

Expertise:
Accounting,Algebra See all
Accounting,Algebra,Architecture and Design,Art & Design,Biology,Business & Finance,Calculus,Chemistry,Communications,Computer Science,Environmental science,Essay writing,Programming,Social Science,Statistics Hide all
Teaching Since: Apr 2017
Last Sign in: 438 Weeks Ago, 6 Days Ago
Questions Answered: 9562
Tutorials Posted: 9559

Education

  • bachelor in business administration
    Polytechnic State University Sanluis
    Jan-2006 - Nov-2010

  • CPA
    Polytechnic State University
    Jan-2012 - Nov-2016

Experience

  • Professor
    Harvard Square Academy (HS2)
    Mar-2012 - Present

Category > Business & Finance Posted 25 May 2017 My Price 5.00

In this problem you are to compute how much of a bus load a spin lock puts on

 

13.    In this problem you are to compute how much of a bus load a spin lock puts on the bus. Imagine that each instruction executed by a CPU takes 5 nsec. After an instruction has completed, any bus cycles needed, for example, for TSL are carried out. Each bus cycle takes an additional 10 nsec above and beyond the instruction execution time. If a proc- ess is attempting to enter a critical region using a TSL loop, what fraction of the bus bandwidth does it consume? Assume that normal caching is working so that fetching an instruction inside the loop consumes no bus cycles.

 

 
 

Answers

Alpha Geek
(8)
Status NEW Posted 25 May 2017 01:05 PM My Price 5.00

-----------

Attachments

file 1495718251-Answer.docx preview (163 words )
1-----------3.Â----------- Â ----------- Â----------- In----------- th-----------is -----------pro-----------ble-----------m y-----------ou -----------are----------- to----------- co-----------mpu-----------te -----------how----------- mu-----------ch -----------of -----------a b-----------us -----------loa-----------d a----------- sp-----------in -----------loc-----------k p-----------uts----------- on----------- th-----------e b-----------us.----------- Im-----------agi-----------ne -----------tha-----------t e-----------ach----------- in-----------str-----------uct-----------ion----------- ex-----------ecu-----------ted----------- by----------- a -----------CPU----------- ta-----------kes----------- 5 -----------nse-----------c. -----------Aft-----------er -----------an -----------ins-----------tru-----------cti-----------on -----------has----------- co-----------mpl-----------ete-----------d, -----------any----------- bu-----------s c-----------ycl-----------es -----------nee-----------ded-----------, f-----------or -----------exa-----------mpl-----------e, -----------for----------- TS-----------L a-----------re -----------car-----------rie-----------d o-----------ut.----------- Ea-----------ch -----------bus----------- cy-----------cle----------- ta-----------kes----------- an----------- ad-----------dit-----------ion-----------al -----------10 -----------nse-----------c a-----------bov-----------e a-----------nd -----------bey-----------ond----------- th-----------e i-----------nst-----------ruc-----------tio-----------n e-----------xec-----------uti-----------on -----------tim-----------e. -----------If -----------a p-----------roc------------ e-----------ss -----------is -----------att-----------emp-----------tin-----------g t-----------o e-----------nte-----------r a----------- cr-----------iti-----------cal----------- re-----------gio-----------n u-----------sin-----------g a----------- TS-----------L l-----------oop-----------, w-----------hat-----------
Not Rated(0)