Levels Tought:
University
Teaching Since: | Apr 2017 |
Last Sign in: | 343 Weeks Ago, 4 Days Ago |
Questions Answered: | 9562 |
Tutorials Posted: | 9559 |
bachelor in business administration
Polytechnic State University Sanluis
Jan-2006 - Nov-2010
CPA
Polytechnic State University
Jan-2012 - Nov-2016
Professor
Harvard Square Academy (HS2)
Mar-2012 - Present
25.   Referring to the timing diagram of Fig. 3-38, suppose that you slowed the clock down to a period of 20 nsec instead of 10 nsec as shown but the timing constraints remained unchanged. How much time would the memory have to get the data onto the bus dur- ing T3 after MREQ was asserted, in the worst case?
26.   Again referring to Fig. 3-38, suppose that the clock remained at 100 MHz, but TDS was increased to 4 nsec. Could 10-nsec memory chips be used?
Â
Â
Â
Â
-----------